void up_disable_irq()

in arch/renesas/src/rx65n/rx65n_irq.c [68:553]


void up_disable_irq(int irq)
{
  if (irq == RX65N_CMI0_IRQ)
    {
      ICU.IER[3].BIT.IEN4 = 0;
    }

#ifdef CONFIG_RX65N_SCI0
  if (irq == RX65N_RXI0_IRQ)
    {
      ICU.IER[7].BIT.IEN2 = 0;
    }

  if (irq == RX65N_TXI0_IRQ)
    {
      ICU.IER[7].BIT.IEN3 = 0;
    }

  if (irq == RX65N_ERI0_IRQ)
    {
      ICU.GRPBL0.BIT.IS1 = 0;
      ICU.GENBL0.BIT.EN1 = 0;
    }

  if (irq == RX65N_TEI0_IRQ)
    {
      ICU.GRPBL0.BIT.IS0 = 0;
      ICU.GENBL0.BIT.EN0 = 0;
    }
#endif

#ifdef CONFIG_RX65N_SCI1
  if (irq == RX65N_RXI1_IRQ)
    {
      ICU.IER[7].BIT.IEN4 = 0;
    }

  if (irq == RX65N_TXI1_IRQ)
    {
       ICU.IER[7].BIT.IEN5 = 0;
    }

  if (irq == RX65N_ERI1_IRQ)
    {
       ICU.GRPBL0.BIT.IS3 = 0;
       ICU.GENBL0.BIT.EN3 = 0;
    }

  if (irq == RX65N_TEI1_IRQ)
    {
       ICU.GRPBL0.BIT.IS2 = 0;
       ICU.GENBL0.BIT.EN2 = 0;
    }
#endif

#ifdef CONFIG_RX65N_SCI2
  if (irq == RX65N_RXI2_IRQ)
    {
       ICU.IER[7].BIT.IEN6 = 0;
    }

  if (irq == RX65N_TXI2_IRQ)
    {
       ICU.IER[7].BIT.IEN7 = 0;
    }

  if (irq == RX65N_ERI2_IRQ)
    {
       ICU.GRPBL0.BIT.IS5 = 0;
       ICU.GENBL0.BIT.EN5 = 0;
    }

  if (irq == RX65N_TEI2_IRQ)
    {
       ICU.GRPBL0.BIT.IS4 = 0;
       ICU.GENBL0.BIT.EN4 = 0;
    }
#endif

#ifdef CONFIG_RX65N_SCI3
  if (irq == RX65N_RXI3_IRQ)
    {
       ICU.IER[10].BIT.IEN0 = 0;
    }

  if (irq == RX65N_TXI3_IRQ)
    {
       ICU.IER[10].BIT.IEN1 = 0;
    }

  if (irq == RX65N_ERI3_IRQ)
    {
       ICU.GRPBL0.BIT.IS7 = 0;
       ICU.GENBL0.BIT.EN7 = 0;
    }

  if (irq == RX65N_TEI3_IRQ)
    {
       ICU.GRPBL0.BIT.IS6 = 0;
       ICU.GENBL0.BIT.EN6 = 0;
    }
#endif

#ifdef CONFIG_RX65N_SCI4
  if (irq == RX65N_RXI4_IRQ)
    {
       ICU.IER[10].BIT.IEN2 = 0;
    }

  if (irq == RX65N_TXI4_IRQ)
    {
       ICU.IER[10].BIT.IEN3 = 0;
    }

  if (irq == RX65N_ERI4_IRQ)
    {
       ICU.GRPBL0.BIT.IS9 = 0;
       ICU.GENBL0.BIT.EN9 = 0;
    }

  if (irq == RX65N_TEI4_IRQ)
    {
       ICU.GRPBL0.BIT.IS8 = 0;
       ICU.GENBL0.BIT.EN8 = 0;
    }
#endif

#ifdef CONFIG_RX65N_SCI5
  if (irq == RX65N_RXI5_IRQ)
    {
       ICU.IER[10].BIT.IEN4 = 0;
    }

  if (irq == RX65N_TXI5_IRQ)
    {
       ICU.IER[10].BIT.IEN5 = 0;
    }

  if (irq == RX65N_ERI5_IRQ)
    {
       ICU.GRPBL0.BIT.IS11 = 0;
       ICU.GENBL0.BIT.EN11 = 0;
    }

  if (irq == RX65N_TEI5_IRQ)
    {
       ICU.GRPBL0.BIT.IS10 = 0;
       ICU.GENBL0.BIT.EN10 = 0;
    }
#endif

#ifdef CONFIG_RX65N_SCI6
  if (irq == RX65N_RXI6_IRQ)
    {
      ICU.IER[10].BIT.IEN6 = 0;
    }

  if (irq == RX65N_TXI6_IRQ)
    {
       ICU.IER[10].BIT.IEN7 = 0;
    }

  if (irq == RX65N_ERI6_IRQ)
    {
       ICU.GRPBL0.BIT.IS13 = 0;
       ICU.GENBL0.BIT.EN13 = 0;
    }

  if (irq == RX65N_TEI6_IRQ)
    {
       ICU.GRPBL0.BIT.IS12 = 0;
       ICU.GENBL0.BIT.EN12 = 0;
    }
#endif

#ifdef CONFIG_RX65N_SCI7
  if (irq == RX65N_RXI7_IRQ)
    {
       ICU.IER[12].BIT.IEN2 = 0;
    }

  if (irq == RX65N_TXI7_IRQ)
    {
       ICU.IER[12].BIT.IEN3 = 0;
    }

  if (irq == RX65N_ERI7_IRQ)
    {
       ICU.GRPBL0.BIT.IS15 = 0;
       ICU.GENBL0.BIT.EN15 = 0;
    }

  if (irq == RX65N_TEI7_IRQ)
    {
       ICU.GRPBL0.BIT.IS14 = 0;
       ICU.GENBL0.BIT.EN14 = 0;
    }
#endif

#ifdef CONFIG_RX65N_SCI8
  if (irq == RX65N_RXI8_IRQ)
    {
       ICU.IER[12].BIT.IEN4 = 0;
    }

  if (irq == RX65N_TXI8_IRQ)
    {
       ICU.IER[12].BIT.IEN5 = 0;
    }

  if (irq == RX65N_ERI8_IRQ)
    {
       ICU.GRPBL1.BIT.IS25 = 0;
       ICU.GENBL1.BIT.EN25 = 0;
    }

  if (irq == RX65N_TEI8_IRQ)
    {
       ICU.GRPBL1.BIT.IS24 = 0;
       ICU.GENBL1.BIT.EN24 = 0;
    }
#endif

#ifdef CONFIG_RX65N_SCI9
  if (irq == RX65N_RXI9_IRQ)
    {
       ICU.IER[12].BIT.IEN6 = 0;
    }

  if (irq == RX65N_TXI9_IRQ)
    {
       ICU.IER[12].BIT.IEN7 = 0;
    }

  if (irq == RX65N_ERI9_IRQ)
    {
       ICU.GRPBL1.BIT.IS27 = 0;
       ICU.GENBL1.BIT.EN27 = 0;
    }

  if (irq == RX65N_TEI9_IRQ)
    {
       ICU.GRPBL1.BIT.IS26 = 0;
       ICU.GENBL1.BIT.EN26 = 0;
    }
#endif

#ifdef CONFIG_RX65N_SCI10
  if (irq == RX65N_RXI10_IRQ)
    {
      ICU.IER[10].BIT.IEN0 = 0;
    }

  if (irq == RX65N_TXI10_IRQ)
    {
      ICU.IER[10].BIT.IEN1 = 0;
    }

  if (irq == RX65N_ERI10_IRQ)
    {
      ICU.GRPAL0.BIT.IS9 = 0;
      ICU.GENAL0.BIT.EN9 = 0;
    }

  if (irq == RX65N_TEI10_IRQ)
    {
      ICU.GRPAL0.BIT.IS8 = 0;
      ICU.GENAL0.BIT.EN8 = 0;
    }
#endif

#ifdef CONFIG_RX65N_SCI11
  if (irq == RX65N_RXI11_IRQ)
    {
       ICU.IER[14].BIT.IEN2 = 0;
    }

  if (irq == RX65N_TXI11_IRQ)
    {
      ICU.IER[14].BIT.IEN3 = 0;
    }

  if (irq == RX65N_ERI11_IRQ)
    {
      ICU.GRPAL0.BIT.IS13 = 0;
      ICU.GENAL0.BIT.EN13 = 0;
    }

  if (irq == RX65N_TEI11_IRQ)
    {
      ICU.GRPAL0.BIT.IS12 = 0;
      ICU.GENAL0.BIT.EN12 = 0;
    }
#endif

#ifdef CONFIG_RX65N_SCI12
  if (irq == RX65N_RXI12_IRQ)
    {
      ICU.IER[14].BIT.IEN4 = 0;
    }

  if (irq == RX65N_TXI12_IRQ)
    {
      ICU.IER[14].BIT.IEN5 = 0;
    }

  if (irq == RX65N_ERI12_IRQ)
    {
      ICU.GRPBL0.BIT.IS17 = 0;
      ICU.GENBL0.BIT.EN17 = 0;
    }

  if (irq == RX65N_TEI12_IRQ)
    {
      ICU.GRPBL0.BIT.IS16 = 0;
      ICU.GENBL0.BIT.EN16 = 0;
    }
#endif

#ifdef CONFIG_RX65N_EMAC
  if (irq == RX65N_ETH_IRQ)
    {
       ICU.GRPAL1.BIT.IS4 = 0;
       ICU.GENAL1.BIT.EN4 = 0;
    }
#endif

#ifdef CONFIG_RX65N_RTC
  if (irq == RX65N_ALM_IRQ)
    {
       ICU.IER[0x0b].BIT.IEN4 = 0;
    }

  if (irq == RX65N_PRD_IRQ)
    {
       ICU.IER[0x0b].BIT.IEN5 = 0;
    }

#ifdef CONFIG_RX65N_PERIB
  if (irq == RX65N_INTB176_IRQ)
    {
       ICU.IER[16].BIT.IEN0 = 0;
    }

#endif
#endif

#ifdef CONFIG_RX65N_RSPI0
  if (irq == RX65N_SPRI0_IRQ)
    {
      ICU.IER[0x04].BIT.IEN6 = 0;
    }

  if (irq == RX65N_SPTI0_IRQ)
    {
      ICU.IER[0x04].BIT.IEN7 = 0;
    }

  if (irq == RX65N_SPEI0_IRQ)
    {
      ICU.GENAL0.BIT.EN17 = 0;
    }

  if (irq == RX65N_SPII0_IRQ)
    {
      ICU.GENAL0.BIT.EN16 = 0;
    }
#endif

#ifdef CONFIG_RX65N_RSPI1
  if (irq == RX65N_SPRI1_IRQ)
    {
      ICU.IER[0x05].BIT.IEN0 = 0;
    }

  if (irq == RX65N_SPTI1_IRQ)
    {
      ICU.IER[0x05].BIT.IEN1 = 0;
    }

  if (irq == RX65N_SPEI1_IRQ)
    {
      ICU.GENAL0.BIT.EN19 = 0;
    }

  if (irq == RX65N_SPII1_IRQ)
    {
      ICU.GENAL0.BIT.EN18 = 0;
    }
#endif

#ifdef CONFIG_RX65N_RSPI2
  if (irq == RX65N_SPRI2_IRQ)
    {
      ICU.IER[13].BIT.IEN4 = 0;
    }

  if (irq == RX65N_SPTI2_IRQ)
    {
      ICU.IER[13].BIT.IEN5 = 0;
    }

  if (irq == RX65N_SPEI2_IRQ)
    {
      ICU.GENAL0.BIT.EN21 = 0;
    }

  if (irq == RX65N_SPII2_IRQ)
    {
      ICU.GENAL0.BIT.EN20 = 0;
    }

#endif

#ifdef CONFIG_RX65N_RIIC0
  if (irq == RX65N_RIIC0_RXI0_IRQ)
    {
      ICU.IER[6].BIT.IEN4 = 0;
    }

  if (irq == RX65N_RIIC0_TXI0_IRQ)
    {
      ICU.IER[6].BIT.IEN5 = 0;
    }

  if (irq == RX65N_RIIC0_TEI0_IRQ)
    {
      ICU.GRPBL1.BIT.IS13 = 0;
      ICU.GENBL1.BIT.EN13 = 0;
    }

  if (irq == RX65N_RIIC0_EEI0_IRQ)
    {
      ICU.GRPBL1.BIT.IS14 = 0;
      ICU.GENBL1.BIT.EN14 = 0;
    }
#endif

#ifdef CONFIG_RX65N_RIIC1
  if (irq == RX65N_RIIC1_RXI1_IRQ)
    {
      ICU.IER[6].BIT.IEN2 = 0;
    }

  if (irq == RX65N_RIIC1_TXI1_IRQ)
    {
      ICU.IER[6].BIT.IEN3 = 0;
    }

  if (irq == RX65N_RIIC1_TEI1_IRQ)
    {
      ICU.GRPBL1.BIT.IS28 = 0;
      ICU.GENBL1.BIT.EN28 = 0;
    }

  if (irq == RX65N_RIIC1_EEI1_IRQ)
    {
      ICU.GRPBL1.BIT.IS29 = 0;
      ICU.GENBL1.BIT.EN29 = 0;
    }
#endif

#ifdef CONFIG_RX65N_RIIC2
  if (irq == RX65N_RIIC2_RXI2_IRQ)
    {
      ICU.IER[6].BIT.IEN6 = 0;
    }

  if (irq == RX65N_RIIC2_TXI2_IRQ)
    {
      ICU.IER[6].BIT.IEN7 = 0;
    }

  if (irq == RX65N_RIIC2_TEI2_IRQ)
    {
      ICU.GRPBL1.BIT.IS15 = 0;
      ICU.GENBL1.BIT.EN15 = 0;
    }

  if (irq == RX65N_RIIC2_EEI2_IRQ)
    {
      ICU.GRPBL1.BIT.IS16 = 0;
      ICU.GENBL1.BIT.EN16 = 0;
    }
#endif
}