aws / aws-fpga
File Size

The distribution of size of files (measured in lines of code).

Intro
Learn more...
File Size Overall
74% | 7% | 10% | 4% | 2%
Legend:
1001+
501-1000
201-500
101-200
1-100


explore: grouped by folders | grouped by size | sunburst | 3D view
File Size per Extension
1001+
501-1000
201-500
101-200
1-100
xml98% | 1% | <1% | <1% | 0%
v89% | <1% | 4% | <1% | 4%
sv57% | 9% | 22% | 9% | 1%
vhd69% | 9% | 16% | 4% | 0%
vh32% | 36% | 15% | 12% | 3%
cxx80% | 0% | 19% | 0% | <1%
h56% | 27% | 4% | 4% | 7%
vho28% | 0% | 59% | 9% | 2%
veo21% | 0% | 0% | 57% | 20%
c18% | 25% | 41% | 3% | 10%
svh0% | 14% | 34% | 17% | 32%
cpp0% | 12% | 44% | 10% | 32%
tcl0% | 0% | 25% | 36% | 37%
inc0% | 0% | 38% | 0% | 61%
pl0% | 0% | 50% | 25% | 24%
do0% | 0% | 0% | 37% | 62%
py0% | 0% | 0% | 66% | 33%
hpp0% | 0% | 0% | 100% | 0%
f0% | 0% | 0% | 0% | 100%
ui0% | 0% | 0% | 0% | 100%
html0% | 0% | 0% | 0% | 100%
lpr0% | 0% | 0% | 0% | 100%
File Size per Logical Decomposition
primary
1001+
501-1000
201-500
101-200
1-100
hdk74% | 7% | 10% | 4% | 2%
sdk15% | 22% | 36% | 7% | 18%
docs-rtd0% | 0% | 0% | 59% | 40%
Longest Files (Top 50)
File# lines# units
cl_ddr4_32g.xml
in hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_ddr4_32g
 9787 -
cl_ddr4_32g_ap.xml
in hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_ddr4_32g_ap
 9783 -
cl_ddr4.xml
in hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_ddr4
 9778 -
cl_ddr4_64g_ap.xml
in hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_ddr4_64g_ap
 9773 -
v
xsdbm_v3_0_vl_rfs.v
in hdk/common/ip/cl_ip/cl_ip.ip_user_files/ipstatic/hdl
 8810 -
v
xsdbm_v3_0_vl_rfs.v
in hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/ila_vio_counter/hdl
 8810 -
v
xsdbm_v3_0_vl_rfs.v
in hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl
 8810 -
v
xsdbm_v3_0_vl_rfs.v
in hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/ila_1/hdl
 8810 -
v
xsdbm_v3_0_vl_rfs.v
in hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/ila_c2c/hdl
 8810 -
v
ila_v6_2_syn_rfs.v
in hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/ila_vio_counter/hdl
 8433 -
v
ila_v6_2_syn_rfs.v
in hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/ila_1/hdl
 8433 -
v
ila_v6_2_syn_rfs.v
in hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/ila_c2c/hdl
 8433 -
sv
hbm_v1_0_vl_rfs.sv
in hdk/common/ip/cl_ip/cl_ip.ip_user_files/ipstatic/hdl
 8084 -
sv
hbm_v1_0_vl_rfs.sv
in hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_hbm/hdl
 8084 -
v
fifo_generator_v13_2_rfs.v
in hdk/common/ip/cl_ip/cl_ip.ip_user_files/ipstatic/hdl
 7784 -
v
fifo_generator_v13_2_rfs.v
in hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_sda_axil_xbar/hdl
 7784 -
v
fifo_generator_v13_2_rfs.v
in hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_axi_interconnect_64G_ddr/hdl
 7784 -
v
fifo_generator_v13_2_rfs.v
in hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_axi_clock_converter_256b/hdl
 7784 -
v
fifo_generator_v13_2_rfs.v
in hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_axi_clock_converter/hdl
 7784 -
v
fifo_generator_v13_2_rfs.v
in hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_clk_axil_xbar/hdl
 7784 -
v
fifo_generator_v13_2_rfs.v
in hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_axi_clock_converter_light/hdl
 7784 -
v
fifo_generator_v13_2_rfs.v
in hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/axi_clock_converter_0/hdl
 7784 -
v
fifo_generator_v13_2_rfs.v
in hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_axi_width_cnv_512_to_256/hdl
 7784 -
v
fifo_generator_v13_2_rfs.v
in hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_axi_interconnect/hdl
 7784 -
v
fifo_generator_v13_2_rfs.v
in hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_c2c_xbar_128G/hdl
 7784 -
v
fifo_generator_v13_2_rfs.v
in hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_axi4_to_axi3_conv/hdl
 7784 -
cl_hbm.h
in hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_hbm/sim
 6672 -
cl_axi_sc_2x2_smartconnect_0_0.xml
in hdk/common/ip/cl_ip/cl_ip.gen/sources_1/bd/cl_axi_sc_2x2/ip/cl_axi_sc_2x2_smartconnect_0_0
 6230 -
bd_1535_second_ilmb_cntlr_0.xml
in hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_ddr4_32g/bd_0/ip/ip_8
 6054 -
bd_1535_dlmb_cntlr_0.xml
in hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_ddr4_32g/bd_0/ip/ip_4
 6054 -
bd_1535_second_dlmb_cntlr_0.xml
in hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_ddr4_32g/bd_0/ip/ip_7
 6054 -
bd_1535_ilmb_cntlr_0.xml
in hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_ddr4_32g/bd_0/ip/ip_5
 6054 -
bd_2e02_second_ilmb_cntlr_0.xml
in hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_ddr4/bd_0/ip/ip_8
 6054 -
bd_2e02_dlmb_cntlr_0.xml
in hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_ddr4/bd_0/ip/ip_4
 6054 -
bd_2e02_second_dlmb_cntlr_0.xml
in hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_ddr4/bd_0/ip/ip_7
 6054 -
bd_2e02_ilmb_cntlr_0.xml
in hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_ddr4/bd_0/ip/ip_5
 6054 -
bd_c5ad_second_ilmb_cntlr_0.xml
in hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_ddr4_64g_ap/bd_0/ip/ip_8
 6054 -
bd_c5ad_dlmb_cntlr_0.xml
in hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_ddr4_64g_ap/bd_0/ip/ip_4
 6054 -
bd_c5ad_second_dlmb_cntlr_0.xml
in hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_ddr4_64g_ap/bd_0/ip/ip_7
 6054 -
bd_c5ad_ilmb_cntlr_0.xml
in hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_ddr4_64g_ap/bd_0/ip/ip_5
 6054 -
bd_9c5e_second_ilmb_cntlr_0.xml
in hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_ddr4_32g_ap/bd_0/ip/ip_8
 6054 -
bd_9c5e_dlmb_cntlr_0.xml
in hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_ddr4_32g_ap/bd_0/ip/ip_4
 6054 -
bd_9c5e_second_dlmb_cntlr_0.xml
in hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_ddr4_32g_ap/bd_0/ip/ip_7
 6054 -
bd_9c5e_ilmb_cntlr_0.xml
in hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_ddr4_32g_ap/bd_0/ip/ip_5
 6054 -
vhd
lmb_bram_if_cntlr_v4_0_vh_rfs.vhd
in hdk/common/ip/cl_ip/cl_ip.ip_user_files/ipstatic/hdl
 5901 -
vhd
lmb_bram_if_cntlr_v4_0_vh_rfs.vhd
in hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_ddr4_32g/bd_0/ip/ip_8/hdl
 5901 -
vhd
lmb_bram_if_cntlr_v4_0_vh_rfs.vhd
in hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_ddr4_32g/bd_0/ip/ip_4/hdl
 5901 -
vhd
lmb_bram_if_cntlr_v4_0_vh_rfs.vhd
in hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_ddr4_32g/bd_0/ip/ip_7/hdl
 5901 -
vhd
lmb_bram_if_cntlr_v4_0_vh_rfs.vhd
in hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_ddr4_32g/bd_0/ip/ip_5/hdl
 5901 -
vhd
lmb_bram_if_cntlr_v4_0_vh_rfs.vhd
in hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_ddr4/bd_0/ip/ip_8/hdl
 5901 -
Files With Most Units (Top 50)
File# lines# units
fpga_mgmt.c
in sdk/userspace/fpga_libs/fpga_mgmt
 503 20
smartconnect_xtlm.cxx
in hdk/common/ip/cl_ip/cl_ip.ip_user_files/sim_scripts/cl_axi_sc_1x1/activehdl
 1712 20
smartconnect_xtlm.cxx
in hdk/common/ip/cl_ip/cl_ip.ip_user_files/sim_scripts/cl_axi_sc_1x1/xcelium
 1712 20
smartconnect_xtlm.cxx
in hdk/common/ip/cl_ip/cl_ip.ip_user_files/sim_scripts/cl_axi_sc_1x1/riviera
 1712 20
smartconnect_xtlm.cxx
in hdk/common/ip/cl_ip/cl_ip.ip_user_files/sim_scripts/cl_axi_sc_1x1/questa
 1712 20
smartconnect_xtlm.cxx
in hdk/common/ip/cl_ip/cl_ip.ip_user_files/sim_scripts/cl_axi_sc_1x1/xsim
 1712 20
smartconnect_xtlm.cxx
in hdk/common/ip/cl_ip/cl_ip.ip_user_files/sim_scripts/cl_axi_sc_1x1/vcs
 1712 20
smartconnect_xtlm.cxx
in hdk/common/ip/cl_ip/cl_ip.ip_user_files/sim_scripts/cl_axi_sc_1x1/modelsim
 1712 20
smartconnect_xtlm.cxx
in hdk/common/ip/cl_ip/cl_ip.ip_user_files/sim_scripts/cl_axi_sc_2x2/activehdl
 1712 20
smartconnect_xtlm.cxx
in hdk/common/ip/cl_ip/cl_ip.ip_user_files/sim_scripts/cl_axi_sc_2x2/xcelium
 1712 20
smartconnect_xtlm.cxx
in hdk/common/ip/cl_ip/cl_ip.ip_user_files/sim_scripts/cl_axi_sc_2x2/riviera
 1712 20
smartconnect_xtlm.cxx
in hdk/common/ip/cl_ip/cl_ip.ip_user_files/sim_scripts/cl_axi_sc_2x2/questa
 1712 20
smartconnect_xtlm.cxx
in hdk/common/ip/cl_ip/cl_ip.ip_user_files/sim_scripts/cl_axi_sc_2x2/xsim
 1712 20
smartconnect_xtlm.cxx
in hdk/common/ip/cl_ip/cl_ip.ip_user_files/sim_scripts/cl_axi_sc_2x2/vcs
 1712 20
smartconnect_xtlm.cxx
in hdk/common/ip/cl_ip/cl_ip.ip_user_files/sim_scripts/cl_axi_sc_2x2/modelsim
 1712 20
smartconnect_xtlm.cxx
in hdk/common/ip/cl_ip/cl_ip.ip_user_files/mem_init_files
 1712 20
smartconnect_xtlm.cxx
in hdk/common/ip/cl_ip/cl_ip.gen/sources_1/bd/cl_axi_sc_1x1/ip/cl_axi_sc_1x1_smartconnect_0_0/xtlm
 1712 20
smartconnect_xtlm.cxx
in hdk/common/ip/cl_ip/cl_ip.gen/sources_1/bd/cl_axi_sc_2x2/ip/cl_axi_sc_2x2_smartconnect_0_0/xtlm
 1712 20
compile_cl_ips.py
in hdk/common/verif/scripts
 168 18
hbmChannel.cpp
in hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_hbm/sysc/src
 340 13
fpga_clkgen_mmcm.c
in sdk/userspace/fpga_libs/fpga_clkgen
 224 11
log_regression_results.py
in hdk/common/verif/scripts
 100 11
log.c
in sdk/userspace/utils
 259 10
hbm_fmodel_shared_memory.cxx
in hdk/common/ip/cl_ip/cl_ip.ip_user_files/sim_scripts/cl_hbm/activehdl
 346 10
hbm_fmodel_shared_memory.cxx
in hdk/common/ip/cl_ip/cl_ip.ip_user_files/sim_scripts/cl_hbm/xcelium
 346 10
hbm_fmodel_shared_memory.cxx
in hdk/common/ip/cl_ip/cl_ip.ip_user_files/sim_scripts/cl_hbm/riviera
 346 10
hbm_fmodel_shared_memory.cxx
in hdk/common/ip/cl_ip/cl_ip.ip_user_files/sim_scripts/cl_hbm/questa
 346 10
hbm_fmodel_shared_memory.cxx
in hdk/common/ip/cl_ip/cl_ip.ip_user_files/sim_scripts/cl_hbm/xsim
 346 10
hbm_fmodel_shared_memory.cxx
in hdk/common/ip/cl_ip/cl_ip.ip_user_files/sim_scripts/cl_hbm/vcs
 346 10
hbm_fmodel_shared_memory.cxx
in hdk/common/ip/cl_ip/cl_ip.ip_user_files/sim_scripts/cl_hbm/modelsim
 346 10
hbm_fmodel_shared_memory.cxx
in hdk/common/ip/cl_ip/cl_ip.ip_user_files/mem_init_files
 346 10
hbm_fmodel_shared_memory.cxx
in hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_hbm/sysc/src
 346 10
axi_dwidth_converter.cpp
in hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_axi_width_cnv_512_to_256/src
 448 10
fpga_clkgen_utils.c
in sdk/userspace/fpga_libs/fpga_clkgen
 334 9
virtual_jtag_server.c
in sdk/userspace/fpga_mgmt_tools/src
 232 9
hbmModel.cpp
in hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_hbm/sysc/src
 195 9
aws_build_dcp_from_cl.py
in hdk/common/shell_stable/build/scripts
 200 9
fpga_dma_mem.c
in sdk/userspace/fpga_libs/fpga_dma
 106 7
virtual_ethernet_setup.py
in sdk/apps/virtual-ethernet/scripts
 104 7
xdma_utils.c
in hdk/common/software/src
 57 7
fpga_pci_sv.c
in hdk/common/software/src
 33 7
fpga_dma_utils.c
in sdk/userspace/fpga_libs/fpga_dma
 232 6
virtual_ethernet_pktgen_setup.py
in sdk/apps/virtual-ethernet/scripts
 95 6
convert_eth_stim_type0.pl
in hdk/common/verif/scripts
 99 6
convert_eth_stim_type1.pl
in hdk/common/verif/scripts
 103 6
virtual_jtag_pcie.c
in sdk/userspace/fpga_mgmt_tools/src
 111 5
virtual_ethernet_pktgen_install.py
in sdk/apps/virtual-ethernet/scripts
 131 5
virtual_ethernet_install.py
in sdk/apps/virtual-ethernet/scripts
 101 5
dram.hpp
in hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_hbm/sysc/include
 113 5
cl_ports_gen.pl
in hdk/common/verif/scripts
 204 5
Files With Long Lines (Top 50)

There are 1483 files with lines longer than 120 characters. In total, there are 50242 long lines.

File# lines# units# long lines
bd_1096_arsw_0.xml
in hdk/common/ip/cl_ip/cl_ip.gen/sources_1/bd/cl_axi_sc_2x2/ip/cl_axi_sc_2x2_smartconnect_0_0/bd_0/ip/ip_2
 4517 - 705
bd_1096_bsw_0.xml
in hdk/common/ip/cl_ip/cl_ip.gen/sources_1/bd/cl_axi_sc_2x2/ip/cl_axi_sc_2x2_smartconnect_0_0/bd_0/ip/ip_6
 4517 - 705
bd_1096_awsw_0.xml
in hdk/common/ip/cl_ip/cl_ip.gen/sources_1/bd/cl_axi_sc_2x2/ip/cl_axi_sc_2x2_smartconnect_0_0/bd_0/ip/ip_4
 4517 - 705
bd_1096_rsw_0.xml
in hdk/common/ip/cl_ip/cl_ip.gen/sources_1/bd/cl_axi_sc_2x2/ip/cl_axi_sc_2x2_smartconnect_0_0/bd_0/ip/ip_3
 4517 - 705
bd_1096_wsw_0.xml
in hdk/common/ip/cl_ip/cl_ip.gen/sources_1/bd/cl_axi_sc_2x2/ip/cl_axi_sc_2x2_smartconnect_0_0/bd_0/ip/ip_5
 4517 - 705
cl_ddr4_64g_ap.xml
in hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_ddr4_64g_ap
 9773 - 565
cl_ddr4.xml
in hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_ddr4
 9778 - 563
cl_ddr4_32g_ap.xml
in hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_ddr4_32g_ap
 9783 - 562
cl_ddr4_32g.xml
in hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_ddr4_32g
 9787 - 560
bd_6722_m00e_0.xml
in hdk/common/ip/cl_ip/cl_ip.gen/sources_1/bd/cl_axi_sc_1x1/ip/cl_axi_sc_1x1_smartconnect_0_0/bd_0/ip/ip_14
 5337 - 557
bd_1096_m00e_0.xml
in hdk/common/ip/cl_ip/cl_ip.gen/sources_1/bd/cl_axi_sc_2x2/ip/cl_axi_sc_2x2_smartconnect_0_0/bd_0/ip/ip_31
 5338 - 556
bd_1096_m01e_0.xml
in hdk/common/ip/cl_ip/cl_ip.gen/sources_1/bd/cl_axi_sc_2x2/ip/cl_axi_sc_2x2_smartconnect_0_0/bd_0/ip/ip_38
 5338 - 556
xdma_v4_1_29_blk_mem_64_noreg_be.xml
in hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/pcie_bridge_ep/ip_2
 4408 - 401
xdma_v4_1_29_blk_mem_64_reg_be.xml
in hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/pcie_bridge_ep/ip_1
 4408 - 401
xdma_v4_1_29_blk_mem_64_noreg_be.xml
in hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/pcie_bridge_rc/ip_2
 4408 - 401
xdma_v4_1_29_blk_mem_64_reg_be.xml
in hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/pcie_bridge_rc/ip_1
 4408 - 401
xdma_v4_1_28_blk_mem_64_noreg_be.xml
in hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/pcie_bridge_ep/ip_2
 4395 - 400
xdma_v4_1_28_blk_mem_64_reg_be.xml
in hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/pcie_bridge_ep/ip_1
 4395 - 400
xdma_v4_1_28_blk_mem_64_noreg_be.xml
in hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/pcie_bridge_rc/ip_2
 4395 - 400
xdma_v4_1_28_blk_mem_64_reg_be.xml
in hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/pcie_bridge_rc/ip_1
 4395 - 400
bd_1535_second_lmb_bram_I_0.xml
in hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_ddr4_32g/bd_0/ip/ip_9
 4377 - 381
bd_1535_lmb_bram_I_0.xml
in hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_ddr4_32g/bd_0/ip/ip_6
 4377 - 381
bd_2e02_second_lmb_bram_I_0.xml
in hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_ddr4/bd_0/ip/ip_9
 4377 - 381
bd_2e02_lmb_bram_I_0.xml
in hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_ddr4/bd_0/ip/ip_6
 4377 - 381
bd_c5ad_second_lmb_bram_I_0.xml
in hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_ddr4_64g_ap/bd_0/ip/ip_9
 4377 - 381
bd_c5ad_lmb_bram_I_0.xml
in hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_ddr4_64g_ap/bd_0/ip/ip_6
 4377 - 381
bd_9c5e_second_lmb_bram_I_0.xml
in hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_ddr4_32g_ap/bd_0/ip/ip_9
 4377 - 381
bd_9c5e_lmb_bram_I_0.xml
in hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_ddr4_32g_ap/bd_0/ip/ip_6
 4377 - 381
bd_1535_second_ilmb_cntlr_0.xml
in hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_ddr4_32g/bd_0/ip/ip_8
 6054 - 363
bd_1535_dlmb_cntlr_0.xml
in hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_ddr4_32g/bd_0/ip/ip_4
 6054 - 363
bd_1535_second_dlmb_cntlr_0.xml
in hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_ddr4_32g/bd_0/ip/ip_7
 6054 - 363
bd_1535_ilmb_cntlr_0.xml
in hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_ddr4_32g/bd_0/ip/ip_5
 6054 - 363
bd_2e02_second_ilmb_cntlr_0.xml
in hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_ddr4/bd_0/ip/ip_8
 6054 - 363
bd_2e02_dlmb_cntlr_0.xml
in hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_ddr4/bd_0/ip/ip_4
 6054 - 363
bd_2e02_second_dlmb_cntlr_0.xml
in hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_ddr4/bd_0/ip/ip_7
 6054 - 363
bd_2e02_ilmb_cntlr_0.xml
in hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_ddr4/bd_0/ip/ip_5
 6054 - 363
bd_c5ad_second_ilmb_cntlr_0.xml
in hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_ddr4_64g_ap/bd_0/ip/ip_8
 6054 - 363
bd_c5ad_dlmb_cntlr_0.xml
in hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_ddr4_64g_ap/bd_0/ip/ip_4
 6054 - 363
bd_c5ad_second_dlmb_cntlr_0.xml
in hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_ddr4_64g_ap/bd_0/ip/ip_7
 6054 - 363
bd_c5ad_ilmb_cntlr_0.xml
in hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_ddr4_64g_ap/bd_0/ip/ip_5
 6054 - 363
bd_9c5e_second_ilmb_cntlr_0.xml
in hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_ddr4_32g_ap/bd_0/ip/ip_8
 6054 - 363
bd_9c5e_dlmb_cntlr_0.xml
in hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_ddr4_32g_ap/bd_0/ip/ip_4
 6054 - 363
bd_9c5e_second_dlmb_cntlr_0.xml
in hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_ddr4_32g_ap/bd_0/ip/ip_7
 6054 - 363
bd_9c5e_ilmb_cntlr_0.xml
in hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_ddr4_32g_ap/bd_0/ip/ip_5
 6054 - 363
cl_axi3_256b_reg_slice.xml
in hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_axi3_256b_reg_slice
 4895 - 314
cl_axi_register_slice.xml
in hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_axi_register_slice
 4897 - 314
axi_register_slice.xml
in hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/axi_register_slice
 4892 - 314
cl_axi_register_slice_256.xml
in hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_axi_register_slice_256
 4891 - 314
dest_register_slice.xml
in hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/dest_register_slice
 4892 - 314
cl_axi_register_slice_light.xml
in hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_axi_register_slice_light
 4927 - 314
Correlations

File Size vs. Commits (all time): 3233 points

docs-rtd/source/_templates/layout.html x: 4 commits (all time) y: 5 lines of code docs-rtd/source/conf.py x: 5 commits (all time) y: 57 lines of code docs-rtd/source/google28e4accdfd74ffc3.html x: 1 commits (all time) y: 1 lines of code docs-rtd/source/sitemap.xml x: 1 commits (all time) y: 183 lines of code hdk/common/verif/models/fpga/fpga_ddr.svh x: 7 commits (all time) y: 296 lines of code sdk/userspace/fpga_libs/fpga_dma/fpga_dma_mem.c x: 2 commits (all time) y: 106 lines of code sdk/userspace/include/fpga_dma_mem.h x: 2 commits (all time) y: 13 lines of code sdk/apps/virtual-ethernet/scripts/virtual_ethernet_install.py x: 5 commits (all time) y: 101 lines of code sdk/userspace/fpga_libs/fpga_mgmt/fpga_mgmt.c x: 13 commits (all time) y: 503 lines of code sdk/userspace/fpga_libs/fpga_pci/fpga_pci_sysfs.c x: 8 commits (all time) y: 590 lines of code sdk/apps/virtual-ethernet/scripts/virtual_ethernet_pktgen_install.py x: 6 commits (all time) y: 131 lines of code sdk/apps/virtual-ethernet/scripts/virtual_ethernet_pktgen_setup.py x: 6 commits (all time) y: 95 lines of code sdk/apps/virtual-ethernet/scripts/virtual_ethernet_setup.py x: 4 commits (all time) y: 104 lines of code sdk/userspace/fpga_libs/fpga_clkgen/fpga_clkgen_mmcm.c x: 2 commits (all time) y: 224 lines of code sdk/userspace/fpga_libs/fpga_clkgen/fpga_clkgen_mmcm.h x: 2 commits (all time) y: 59 lines of code sdk/userspace/fpga_libs/fpga_clkgen/fpga_clkgen_utils.c x: 2 commits (all time) y: 334 lines of code sdk/userspace/fpga_mgmt_examples/src/clear_multiple_fpga.c x: 1 commits (all time) y: 86 lines of code sdk/userspace/fpga_mgmt_examples/src/clear_single_fpga.c x: 1 commits (all time) y: 62 lines of code docs-rtd/source/spelling_filters/hex_filter.py x: 3 commits (all time) y: 16 lines of code hdk/common/verif/tb/scripts/Makefile.common.inc x: 12 commits (all time) y: 212 lines of code hdk/common/lib/aws_clk_gen.sv x: 2 commits (all time) y: 743 lines of code hdk/common/lib/aws_clk_regs.sv x: 2 commits (all time) y: 269 lines of code hdk/common/lib/axi_clock_conv.sv x: 2 commits (all time) y: 131 lines of code hdk/common/lib/axil_to_cfg_cnv.sv x: 2 commits (all time) y: 169 lines of code hdk/common/lib/hbm_wrapper.sv x: 2 commits (all time) y: 1587 lines of code hdk/common/lib/macros.svh x: 2 commits (all time) y: 635 lines of code hdk/common/shell_stable/design/interfaces/cl_ports.vh x: 2 commits (all time) y: 302 lines of code hdk/common/shell_stable/design/sh_ddr/sim/axi4_slave_bfm.sv x: 2 commits (all time) y: 355 lines of code hdk/common/software/include/fpga_pci_sv.h x: 5 commits (all time) y: 33 lines of code hdk/common/software/include/xdma_utils.h x: 3 commits (all time) y: 52 lines of code hdk/common/software/src/pcie_utils.c x: 4 commits (all time) y: 230 lines of code hdk/common/verif/include/sh_dpi_tasks.svh x: 15 commits (all time) y: 627 lines of code hdk/common/verif/models/base/gen_buf_t.sv x: 5 commits (all time) y: 212 lines of code hdk/common/verif/models/ddr4_rdimm_wrapper/ddr4_rdimm_wrapper.sv x: 2 commits (all time) y: 574 lines of code hdk/common/verif/models/sh_bfm/axil_bfm.sv x: 3 commits (all time) y: 198 lines of code hdk/common/verif/models/sh_bfm/sh_bfm.sv x: 22 commits (all time) y: 1877 lines of code hdk/common/verif/models/stream_bfm/stream_bfm.sv x: 3 commits (all time) y: 256 lines of code hdk/common/verif/tb/scripts/Makefile.questa.inc x: 6 commits (all time) y: 24 lines of code hdk/common/verif/tb/sv/dma_classes.sv x: 5 commits (all time) y: 1057 lines of code sdk/userspace/fpga_mgmt_tools/src/fpga_local_cmd_parse.c x: 8 commits (all time) y: 1148 lines of code hdk/common/ip/cl_ip/bd/sc_1x1/component.xml x: 1 commits (all time) y: 2504 lines of code hdk/common/ip/cl_ip/bd/sc_1x1/sim/axi_infrastructure_v1_1_0/axi_infrastructure_v1_1_0.vh x: 1 commits (all time) y: 138 lines of code hdk/common/ip/cl_ip/bd/sc_1x1/sim/axi_infrastructure_v1_1_0/axi_infrastructure_v1_1_vl_rfs.v x: 1 commits (all time) y: 458 lines of code hdk/common/ip/cl_ip/bd/sc_1x1/sim/axi_register_slice_v2_1_30/axi_register_slice_v2_1_vl_rfs.v x: 1 commits (all time) y: 4081 lines of code hdk/common/ip/cl_ip/bd/sc_1x1/sim/axi_vip_v1_1_16/axi_vip_v1_1_vl_rfs.sv x: 1 commits (all time) y: 568 lines of code hdk/common/ip/cl_ip/bd/sc_1x1/sim/bd_6722_m00e_0.sv x: 1 commits (all time) y: 398 lines of code hdk/common/ip/cl_ip/bd/sc_1x1/sim/bd_6722_m00s2a_0.sv x: 1 commits (all time) y: 336 lines of code hdk/common/ip/cl_ip/bd/sc_1x1/sim/smartconnect_v1_0/sc_switchboard_v1_0_vl_rfs.sv x: 1 commits (all time) y: 238 lines of code hdk/common/ip/cl_ip/bd/sc_1x1/src/cl_axi_sc_1x1_smartconnect_0_0.v x: 1 commits (all time) y: 308 lines of code hdk/common/ip/cl_ip/bd/sc_1x1/src/lib_cdc_v1_0_2/lib_cdc_v1_0_rfs.vhd x: 1 commits (all time) y: 932 lines of code hdk/common/ip/cl_ip/bd/sc_1x1/src/proc_sys_reset_v5_0_14/proc_sys_reset_v5_0_vh_rfs.vhd x: 1 commits (all time) y: 1519 lines of code hdk/common/ip/cl_ip/bd/sc_1x1/src/smartconnect_v1_0/sc_axi2sc_v1_0_vl_rfs.sv x: 1 commits (all time) y: 361 lines of code hdk/common/ip/cl_ip/bd/sc_1x1/src/smartconnect_v1_0/sc_exit_v1_0_vl_rfs.sv x: 1 commits (all time) y: 5424 lines of code hdk/common/ip/cl_ip/bd/sc_1x1/src/smartconnect_v1_0/sc_mmu_v1_0_vl_rfs.sv x: 1 commits (all time) y: 1455 lines of code hdk/common/ip/cl_ip/bd/sc_1x1/src/smartconnect_v1_0/sc_node_v1_0_vl_rfs.sv x: 1 commits (all time) y: 3233 lines of code hdk/common/ip/cl_ip/bd/sc_1x1/src/smartconnect_v1_0/sc_si_converter_v1_0_vl_rfs.sv x: 1 commits (all time) y: 4353 lines of code hdk/common/ip/cl_ip/bd/sc_1x1/src/smartconnect_v1_0/sc_transaction_regulator_v1_0_vl_rfs.sv x: 1 commits (all time) y: 1131 lines of code hdk/common/ip/cl_ip/bd/sc_1x1/src/smartconnect_v1_0/sc_util_v1_0_vl_rfs.sv x: 1 commits (all time) y: 3726 lines of code hdk/common/ip/cl_ip/bd/sc_2x2/component.xml x: 1 commits (all time) y: 4896 lines of code hdk/common/ip/cl_ip/bd/sc_2x2/src/cl_axi_sc_2x2_smartconnect_0_0.v x: 1 commits (all time) y: 587 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/bd/cl_axi_sc_1x1/ip/cl_axi_sc_1x1_smartconnect_0_0/bd_0/ip/ip_1/bd_6722_psr0_0.xml x: 1 commits (all time) y: 908 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/bd/cl_axi_sc_1x1/ip/cl_axi_sc_1x1_smartconnect_0_0/bd_0/ip/ip_10/bd_6722_sawn_0.xml x: 1 commits (all time) y: 1992 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/bd/cl_axi_sc_1x1/ip/cl_axi_sc_1x1_smartconnect_0_0/bd_0/ip/ip_13/bd_6722_m00s2a_0.xml x: 1 commits (all time) y: 2814 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/bd/cl_axi_sc_1x1/ip/cl_axi_sc_1x1_smartconnect_0_0/bd_0/ip/ip_14/bd_6722_m00e_0.xml x: 1 commits (all time) y: 5337 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/bd/cl_axi_sc_1x1/ip/cl_axi_sc_1x1_smartconnect_0_0/cl_axi_sc_1x1_smartconnect_0_0.xml x: 1 commits (all time) y: 3671 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/bd/cl_axi_sc_1x1/ip/cl_axi_sc_1x1_smartconnect_0_0/sim/cl_axi_sc_1x1_smartconnect_0_0.h x: 1 commits (all time) y: 519 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/bd/cl_axi_sc_1x1/ip/cl_axi_sc_1x1_smartconnect_0_0/xtlm/smartconnect.cxx x: 1 commits (all time) y: 230 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/bd/cl_axi_sc_1x1/ip/cl_axi_sc_1x1_smartconnect_0_0/xtlm/smartconnect_xtlm.cxx x: 1 commits (all time) y: 1712 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/bd/cl_axi_sc_2x2/ip/cl_axi_sc_2x2_smartconnect_0_0/bd_0/ip/ip_2/bd_1096_arsw_0.xml x: 1 commits (all time) y: 4517 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/bd/cl_axi_sc_2x2/ip/cl_axi_sc_2x2_smartconnect_0_0/bd_0/ip/ip_28/bd_1096_m00awn_0.xml x: 1 commits (all time) y: 2004 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/bd/cl_axi_sc_2x2/ip/cl_axi_sc_2x2_smartconnect_0_0/cl_axi_sc_2x2_smartconnect_0_0.xml x: 1 commits (all time) y: 6230 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/axi_clock_converter_0/axi_clock_converter_0.xml x: 1 commits (all time) y: 4648 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/axi_clock_converter_0/hdl/axi_clock_converter_v2_1_vl_rfs.v x: 1 commits (all time) y: 1872 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/axi_clock_converter_0/hdl/fifo_generator_v13_2_rfs.v x: 1 commits (all time) y: 7784 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/axi_register_slice/axi_register_slice.xml x: 1 commits (all time) y: 4892 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_axi4_to_axi3_conv/hdl/axi_data_fifo_v2_1_vl_rfs.v x: 1 commits (all time) y: 1011 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_axi4_to_axi3_conv/hdl/generic_baseblocks_v2_1_vl_rfs.v x: 1 commits (all time) y: 2077 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_axi_interconnect/hdl/axi_crossbar_v2_1_vl_rfs.v x: 1 commits (all time) y: 5178 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_axi_interconnect/sim/cl_axi_interconnect.h x: 1 commits (all time) y: 3162 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_axi_width_cnv_512_to_256/cl_axi_width_cnv_512_to_256.xml x: 1 commits (all time) y: 4373 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_c2c_xbar_128G/sim/cl_c2c_xbar_128G.h x: 1 commits (all time) y: 3946 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_clk_axil_xbar/sim/cl_clk_axil_xbar.h x: 1 commits (all time) y: 1950 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_ddr4/bd_0/ip/ip_0/sim/bd_2e02_microblaze_I_0.vhd x: 1 commits (all time) y: 1197 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_ddr4/bd_0/ip/ip_4/bd_2e02_dlmb_cntlr_0.xml x: 1 commits (all time) y: 6054 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_ddr4/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd x: 1 commits (all time) y: 5901 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_ddr4/cl_ddr4.xml x: 1 commits (all time) y: 9778 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_ddr4/ip_0/cl_ddr4_microblaze_mcs.xml x: 1 commits (all time) y: 2421 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_ddr4/ip_1/cl_ddr4_phy.xml x: 1 commits (all time) y: 5153 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_ddr4/ip_1/rtl/map/cl_ddr4_phy_ddrMapDDR4.vh x: 1 commits (all time) y: 720 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_ddr4/ip_1/rtl/map/cl_ddr4_phy_riuMap.vh x: 1 commits (all time) y: 877 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv x: 1 commits (all time) y: 1179 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_ddr4/rtl/axi/ddr4_v2_2_axi.sv x: 1 commits (all time) y: 1090 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_ddr4/rtl/axi/ddr4_v2_2_r_upsizer.sv x: 1 commits (all time) y: 818 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_ddr4/rtl/axi/ddr4_v2_2_w_upsizer.sv x: 1 commits (all time) y: 1330 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_ddr4/rtl/cal/ddr4_v2_2_cal_addr_decode.sv x: 1 commits (all time) y: 2150 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_ddr4/rtl/cal/ddr4_v2_2_cal_cplx.sv x: 1 commits (all time) y: 781 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_ddr4/rtl/cal/ddr4_v2_2_cal_cplx_data.sv x: 1 commits (all time) y: 481 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_ddr4/rtl/cal/ddr4_v2_2_cal_debug_microblaze.sv x: 1 commits (all time) y: 1239 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_ddr4/rtl/controller/ddr4_v2_2_mc.sv x: 1 commits (all time) y: 971 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_ddr4/rtl/controller/ddr4_v2_2_mc_ctl.sv x: 1 commits (all time) y: 675 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_ddr4/rtl/controller/ddr4_v2_2_mc_ref.sv x: 1 commits (all time) y: 1068 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_ddr4/rtl/ip_top/ddr4_v2_2_22_ddr4_assert.vh x: 1 commits (all time) y: 1679 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs.vh x: 1 commits (all time) y: 623 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/xsdbm_v3_0_vl_rfs.v x: 1 commits (all time) y: 8810 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_hbm/cl_hbm.vho x: 1 commits (all time) y: 2270 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_hbm/hdl/hbm_v1_0_vl_rfs.sv x: 1 commits (all time) y: 8084 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_hbm/hdl/rtl/hbm_v1_0_15.sv x: 1 commits (all time) y: 5519 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_hbm/sim/cl_hbm.h x: 1 commits (all time) y: 6672 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_hbm/synth/cl_hbm.v x: 1 commits (all time) y: 5480 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_hbm/verif/model/HBM_xsim.sv x: 1 commits (all time) y: 2645 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/ila_1/hdl/ila_v6_2_syn_rfs.v x: 1 commits (all time) y: 8433 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/pcie_bridge_ep/ip_0/ip_0/sim/pcie_bridge_ep_pcie4c_ip_gt_gtwizard_gtye4.v x: 1 commits (all time) y: 3458 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/pcie_bridge_ep/ip_0/ip_0/sim/pcie_bridge_ep_pcie4c_ip_gt_gtwizard_top.v x: 1 commits (all time) y: 3301 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/pcie_bridge_ep/ip_0/source/pcie_bridge_ep_pcie4c_ip_pipe.v x: 1 commits (all time) y: 1498 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/pcie_bridge_ep/ip_0/synth/pcie_bridge_ep_pcie4c_ip.v x: 1 commits (all time) y: 1739 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/pcie_bridge_ep/ip_1/xdma_v4_1_28_blk_mem_64_reg_be.xml x: 1 commits (all time) y: 4395 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/pcie_bridge_ep/xdma_v4_1/hdl/verilog/pcie_bridge_ep_core_top.sv x: 1 commits (all time) y: 4785 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/vio_0/hdl/vio_v3_0_syn_rfs.v x: 1 commits (all time) y: 5240 lines of code hdk/common/shell_stable/design/sh_ddr/synth/sh_ddr.sv x: 1 commits (all time) y: 2110 lines of code hdk/common/verif/models/ddr4_model/StateTableCore.sv x: 1 commits (all time) y: 2780 lines of code hdk/common/verif/models/ddr4_model/ddr4_model.sv x: 1 commits (all time) y: 2505 lines of code hdk/common/verif/models/ddr4_rdimm_wrapper/ddr4_rank.sv x: 3 commits (all time) y: 518 lines of code sdk/userspace/fpga_libs/fpga_dma/fpga_dma_utils.c x: 6 commits (all time) y: 232 lines of code sdk/userspace/fpga_libs/fpga_mgmt/afi_cmd_api.h x: 4 commits (all time) y: 61 lines of code sdk/userspace/fpga_libs/fpga_mgmt/fpga_mgmt_cmd.c x: 10 commits (all time) y: 266 lines of code sdk/userspace/fpga_libs/fpga_mgmt/fpga_mgmt_internal.h x: 8 commits (all time) y: 40 lines of code sdk/userspace/fpga_libs/fpga_pci/fpga_pci.c x: 10 commits (all time) y: 352 lines of code sdk/userspace/fpga_mgmt_tools/src/fpga_local_cmd.c x: 15 commits (all time) y: 522 lines of code sdk/userspace/fpga_mgmt_tools/src/fpga_local_cmd.h x: 10 commits (all time) y: 65 lines of code sdk/userspace/include/fpga_pci.h x: 13 commits (all time) y: 43 lines of code sdk/userspace/include/hal/fpga_common.h x: 9 commits (all time) y: 253 lines of code sdk/userspace/include/utils/sh_dpi_tasks.h x: 7 commits (all time) y: 38 lines of code
9787.0
lines of code
  min: 1.0
  average: 545.39
  25th percentile: 25.0
  median: 127.0
  75th percentile: 370.0
  max: 9787.0
0 22.0
commits (all time)
min: 1.0 | average: 1.12 | 25th percentile: 1.0 | median: 1.0 | 75th percentile: 1.0 | max: 22.0

File Size vs. Contributors (all time): 3233 points

docs-rtd/source/_templates/layout.html x: 2 contributors (all time) y: 5 lines of code docs-rtd/source/conf.py x: 3 contributors (all time) y: 57 lines of code docs-rtd/source/google28e4accdfd74ffc3.html x: 1 contributors (all time) y: 1 lines of code docs-rtd/source/sitemap.xml x: 1 contributors (all time) y: 183 lines of code hdk/common/verif/models/fpga/fpga_ddr.svh x: 7 contributors (all time) y: 296 lines of code sdk/userspace/fpga_libs/fpga_dma/fpga_dma_mem.c x: 2 contributors (all time) y: 106 lines of code sdk/apps/virtual-ethernet/scripts/virtual_ethernet_install.py x: 3 contributors (all time) y: 101 lines of code sdk/userspace/fpga_libs/fpga_mgmt/fpga_mgmt.c x: 7 contributors (all time) y: 503 lines of code sdk/userspace/fpga_libs/fpga_pci/fpga_pci_sysfs.c x: 4 contributors (all time) y: 590 lines of code sdk/apps/virtual-ethernet/scripts/virtual_ethernet_pktgen_install.py x: 4 contributors (all time) y: 131 lines of code sdk/apps/virtual-ethernet/scripts/virtual_ethernet_pktgen_setup.py x: 4 contributors (all time) y: 95 lines of code sdk/userspace/fpga_libs/fpga_clkgen/fpga_clkgen_mmcm.c x: 2 contributors (all time) y: 224 lines of code sdk/userspace/fpga_libs/fpga_clkgen/fpga_clkgen_mmcm.h x: 2 contributors (all time) y: 59 lines of code sdk/userspace/fpga_libs/fpga_clkgen/fpga_clkgen_utils.c x: 2 contributors (all time) y: 334 lines of code sdk/userspace/fpga_mgmt_examples/src/clear_multiple_fpga.c x: 1 contributors (all time) y: 86 lines of code sdk/userspace/fpga_mgmt_examples/src/clear_single_fpga.c x: 1 contributors (all time) y: 62 lines of code hdk/common/verif/tb/scripts/Makefile.common.inc x: 6 contributors (all time) y: 212 lines of code hdk/common/lib/aws_clk_gen.sv x: 2 contributors (all time) y: 743 lines of code hdk/common/lib/aws_clk_regs.sv x: 2 contributors (all time) y: 269 lines of code hdk/common/lib/axi_clock_conv.sv x: 2 contributors (all time) y: 131 lines of code hdk/common/lib/axil_to_cfg_cnv.sv x: 2 contributors (all time) y: 169 lines of code hdk/common/lib/hbm_wrapper.sv x: 2 contributors (all time) y: 1587 lines of code hdk/common/lib/macros.svh x: 2 contributors (all time) y: 635 lines of code hdk/common/shell_stable/design/interfaces/cl_ports.vh x: 2 contributors (all time) y: 302 lines of code hdk/common/shell_stable/design/sh_ddr/sim/axi4_slave_bfm.sv x: 2 contributors (all time) y: 355 lines of code hdk/common/software/include/fpga_pci_sv.h x: 4 contributors (all time) y: 33 lines of code hdk/common/software/src/fpga_pci_sv.c x: 3 contributors (all time) y: 33 lines of code hdk/common/verif/include/sh_dpi_tasks.svh x: 11 contributors (all time) y: 627 lines of code hdk/common/verif/models/base/gen_buf_t.sv x: 5 contributors (all time) y: 212 lines of code hdk/common/verif/models/ddr4_rdimm_wrapper/ddr4_rdimm_wrapper.sv x: 2 contributors (all time) y: 574 lines of code hdk/common/verif/models/fpga/fpga.sv x: 5 contributors (all time) y: 82 lines of code hdk/common/verif/models/sh_bfm/axi_bfm_defines.svh x: 5 contributors (all time) y: 30 lines of code hdk/common/verif/models/sh_bfm/axil_bfm.sv x: 3 contributors (all time) y: 198 lines of code hdk/common/verif/models/sh_bfm/sh_bfm.sv x: 9 contributors (all time) y: 1877 lines of code hdk/common/verif/models/stream_bfm/stream_bfm.sv x: 3 contributors (all time) y: 256 lines of code hdk/common/verif/tb/sv/dma_classes.sv x: 5 contributors (all time) y: 1057 lines of code hdk/common/verif/tb/sv/tb_type_defines_pkg.sv x: 5 contributors (all time) y: 50 lines of code sdk/userspace/fpga_mgmt_tools/src/fpga_local_cmd_parse.c x: 6 contributors (all time) y: 1148 lines of code hdk/common/ip/cl_ip/bd/sc_1x1/component.xml x: 1 contributors (all time) y: 2504 lines of code hdk/common/ip/cl_ip/bd/sc_1x1/sim/axi_infrastructure_v1_1_0/axi_infrastructure_v1_1_0.vh x: 1 contributors (all time) y: 138 lines of code hdk/common/ip/cl_ip/bd/sc_1x1/sim/axi_infrastructure_v1_1_0/axi_infrastructure_v1_1_vl_rfs.v x: 1 contributors (all time) y: 458 lines of code hdk/common/ip/cl_ip/bd/sc_1x1/sim/axi_register_slice_v2_1_30/axi_register_slice_v2_1_vl_rfs.v x: 1 contributors (all time) y: 4081 lines of code hdk/common/ip/cl_ip/bd/sc_1x1/sim/axi_vip_v1_1_16/axi_vip_v1_1_vl_rfs.sv x: 1 contributors (all time) y: 568 lines of code hdk/common/ip/cl_ip/bd/sc_1x1/sim/bd_6722_m00e_0.sv x: 1 contributors (all time) y: 398 lines of code hdk/common/ip/cl_ip/bd/sc_1x1/sim/bd_6722_m00s2a_0.sv x: 1 contributors (all time) y: 336 lines of code hdk/common/ip/cl_ip/bd/sc_1x1/sim/smartconnect_v1_0/sc_switchboard_v1_0_vl_rfs.sv x: 1 contributors (all time) y: 238 lines of code hdk/common/ip/cl_ip/bd/sc_1x1/src/cl_axi_sc_1x1_smartconnect_0_0.v x: 1 contributors (all time) y: 308 lines of code hdk/common/ip/cl_ip/bd/sc_1x1/src/lib_cdc_v1_0_2/lib_cdc_v1_0_rfs.vhd x: 1 contributors (all time) y: 932 lines of code hdk/common/ip/cl_ip/bd/sc_1x1/src/proc_sys_reset_v5_0_14/proc_sys_reset_v5_0_vh_rfs.vhd x: 1 contributors (all time) y: 1519 lines of code hdk/common/ip/cl_ip/bd/sc_1x1/src/smartconnect_v1_0/sc_axi2sc_v1_0_vl_rfs.sv x: 1 contributors (all time) y: 361 lines of code hdk/common/ip/cl_ip/bd/sc_1x1/src/smartconnect_v1_0/sc_exit_v1_0_vl_rfs.sv x: 1 contributors (all time) y: 5424 lines of code hdk/common/ip/cl_ip/bd/sc_1x1/src/smartconnect_v1_0/sc_mmu_v1_0_vl_rfs.sv x: 1 contributors (all time) y: 1455 lines of code hdk/common/ip/cl_ip/bd/sc_1x1/src/smartconnect_v1_0/sc_node_v1_0_vl_rfs.sv x: 1 contributors (all time) y: 3233 lines of code hdk/common/ip/cl_ip/bd/sc_1x1/src/smartconnect_v1_0/sc_si_converter_v1_0_vl_rfs.sv x: 1 contributors (all time) y: 4353 lines of code hdk/common/ip/cl_ip/bd/sc_1x1/src/smartconnect_v1_0/sc_transaction_regulator_v1_0_vl_rfs.sv x: 1 contributors (all time) y: 1131 lines of code hdk/common/ip/cl_ip/bd/sc_1x1/src/smartconnect_v1_0/sc_util_v1_0_vl_rfs.sv x: 1 contributors (all time) y: 3726 lines of code hdk/common/ip/cl_ip/bd/sc_2x2/component.xml x: 1 contributors (all time) y: 4896 lines of code hdk/common/ip/cl_ip/bd/sc_2x2/src/cl_axi_sc_2x2_smartconnect_0_0.v x: 1 contributors (all time) y: 587 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/bd/cl_axi_sc_1x1/ip/cl_axi_sc_1x1_smartconnect_0_0/bd_0/ip/ip_1/bd_6722_psr0_0.xml x: 1 contributors (all time) y: 908 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/bd/cl_axi_sc_1x1/ip/cl_axi_sc_1x1_smartconnect_0_0/bd_0/ip/ip_10/bd_6722_sawn_0.xml x: 1 contributors (all time) y: 1992 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/bd/cl_axi_sc_1x1/ip/cl_axi_sc_1x1_smartconnect_0_0/bd_0/ip/ip_13/bd_6722_m00s2a_0.xml x: 1 contributors (all time) y: 2814 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/bd/cl_axi_sc_1x1/ip/cl_axi_sc_1x1_smartconnect_0_0/bd_0/ip/ip_14/bd_6722_m00e_0.xml x: 1 contributors (all time) y: 5337 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/bd/cl_axi_sc_1x1/ip/cl_axi_sc_1x1_smartconnect_0_0/cl_axi_sc_1x1_smartconnect_0_0.xml x: 1 contributors (all time) y: 3671 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/bd/cl_axi_sc_1x1/ip/cl_axi_sc_1x1_smartconnect_0_0/sim/cl_axi_sc_1x1_smartconnect_0_0.h x: 1 contributors (all time) y: 519 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/bd/cl_axi_sc_1x1/ip/cl_axi_sc_1x1_smartconnect_0_0/xtlm/smartconnect.cxx x: 1 contributors (all time) y: 230 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/bd/cl_axi_sc_1x1/ip/cl_axi_sc_1x1_smartconnect_0_0/xtlm/smartconnect_xtlm.cxx x: 1 contributors (all time) y: 1712 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/bd/cl_axi_sc_2x2/ip/cl_axi_sc_2x2_smartconnect_0_0/bd_0/ip/ip_2/bd_1096_arsw_0.xml x: 1 contributors (all time) y: 4517 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/bd/cl_axi_sc_2x2/ip/cl_axi_sc_2x2_smartconnect_0_0/bd_0/ip/ip_28/bd_1096_m00awn_0.xml x: 1 contributors (all time) y: 2004 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/bd/cl_axi_sc_2x2/ip/cl_axi_sc_2x2_smartconnect_0_0/cl_axi_sc_2x2_smartconnect_0_0.xml x: 1 contributors (all time) y: 6230 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/axi_clock_converter_0/axi_clock_converter_0.xml x: 1 contributors (all time) y: 4648 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/axi_clock_converter_0/hdl/axi_clock_converter_v2_1_vl_rfs.v x: 1 contributors (all time) y: 1872 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/axi_clock_converter_0/hdl/fifo_generator_v13_2_rfs.v x: 1 contributors (all time) y: 7784 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/axi_register_slice/axi_register_slice.xml x: 1 contributors (all time) y: 4892 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_axi4_to_axi3_conv/hdl/axi_data_fifo_v2_1_vl_rfs.v x: 1 contributors (all time) y: 1011 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_axi4_to_axi3_conv/hdl/generic_baseblocks_v2_1_vl_rfs.v x: 1 contributors (all time) y: 2077 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_axi_interconnect/hdl/axi_crossbar_v2_1_vl_rfs.v x: 1 contributors (all time) y: 5178 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_axi_interconnect/sim/cl_axi_interconnect.h x: 1 contributors (all time) y: 3162 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_axi_width_cnv_512_to_256/cl_axi_width_cnv_512_to_256.xml x: 1 contributors (all time) y: 4373 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_c2c_xbar_128G/sim/cl_c2c_xbar_128G.h x: 1 contributors (all time) y: 3946 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_clk_axil_xbar/sim/cl_clk_axil_xbar.h x: 1 contributors (all time) y: 1950 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_ddr4/bd_0/ip/ip_0/sim/bd_2e02_microblaze_I_0.vhd x: 1 contributors (all time) y: 1197 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_ddr4/bd_0/ip/ip_4/bd_2e02_dlmb_cntlr_0.xml x: 1 contributors (all time) y: 6054 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_ddr4/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd x: 1 contributors (all time) y: 5901 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_ddr4/cl_ddr4.xml x: 1 contributors (all time) y: 9778 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_ddr4/ip_0/cl_ddr4_microblaze_mcs.xml x: 1 contributors (all time) y: 2421 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_ddr4/ip_1/cl_ddr4_phy.xml x: 1 contributors (all time) y: 5153 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_ddr4/ip_1/rtl/map/cl_ddr4_phy_ddrMapDDR4.vh x: 1 contributors (all time) y: 720 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_ddr4/ip_1/rtl/map/cl_ddr4_phy_riuMap.vh x: 1 contributors (all time) y: 877 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv x: 1 contributors (all time) y: 1179 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_ddr4/rtl/axi/ddr4_v2_2_axi.sv x: 1 contributors (all time) y: 1090 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_ddr4/rtl/axi/ddr4_v2_2_r_upsizer.sv x: 1 contributors (all time) y: 818 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_ddr4/rtl/axi/ddr4_v2_2_w_upsizer.sv x: 1 contributors (all time) y: 1330 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_ddr4/rtl/cal/ddr4_v2_2_cal_addr_decode.sv x: 1 contributors (all time) y: 2150 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_ddr4/rtl/cal/ddr4_v2_2_cal_cplx.sv x: 1 contributors (all time) y: 781 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_ddr4/rtl/cal/ddr4_v2_2_cal_cplx_data.sv x: 1 contributors (all time) y: 481 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_ddr4/rtl/cal/ddr4_v2_2_cal_debug_microblaze.sv x: 1 contributors (all time) y: 1239 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_ddr4/rtl/controller/ddr4_v2_2_mc.sv x: 1 contributors (all time) y: 971 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_ddr4/rtl/controller/ddr4_v2_2_mc_ctl.sv x: 1 contributors (all time) y: 675 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_ddr4/rtl/controller/ddr4_v2_2_mc_ref.sv x: 1 contributors (all time) y: 1068 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_ddr4/rtl/ip_top/ddr4_v2_2_22_ddr4_assert.vh x: 1 contributors (all time) y: 1679 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs.vh x: 1 contributors (all time) y: 623 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/xsdbm_v3_0_vl_rfs.v x: 1 contributors (all time) y: 8810 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_hbm/cl_hbm.vho x: 1 contributors (all time) y: 2270 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_hbm/hdl/hbm_v1_0_vl_rfs.sv x: 1 contributors (all time) y: 8084 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_hbm/hdl/rtl/hbm_v1_0_15.sv x: 1 contributors (all time) y: 5519 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_hbm/sim/cl_hbm.h x: 1 contributors (all time) y: 6672 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_hbm/synth/cl_hbm.v x: 1 contributors (all time) y: 5480 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_hbm/verif/model/HBM_xsim.sv x: 1 contributors (all time) y: 2645 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/ila_1/hdl/ila_v6_2_syn_rfs.v x: 1 contributors (all time) y: 8433 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/pcie_bridge_ep/ip_0/ip_0/sim/pcie_bridge_ep_pcie4c_ip_gt_gtwizard_gtye4.v x: 1 contributors (all time) y: 3458 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/pcie_bridge_ep/ip_0/ip_0/sim/pcie_bridge_ep_pcie4c_ip_gt_gtwizard_top.v x: 1 contributors (all time) y: 3301 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/pcie_bridge_ep/ip_0/source/pcie_bridge_ep_pcie4c_ip_pipe.v x: 1 contributors (all time) y: 1498 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/pcie_bridge_ep/ip_0/synth/pcie_bridge_ep_pcie4c_ip.v x: 1 contributors (all time) y: 1739 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/pcie_bridge_ep/ip_1/xdma_v4_1_28_blk_mem_64_reg_be.xml x: 1 contributors (all time) y: 4395 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/pcie_bridge_ep/xdma_v4_1/hdl/verilog/pcie_bridge_ep_core_top.sv x: 1 contributors (all time) y: 4785 lines of code hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/vio_0/hdl/vio_v3_0_syn_rfs.v x: 1 contributors (all time) y: 5240 lines of code hdk/common/shell_stable/design/sh_ddr/synth/sh_ddr.sv x: 1 contributors (all time) y: 2110 lines of code hdk/common/verif/models/ddr4_model/StateTableCore.sv x: 1 contributors (all time) y: 2780 lines of code hdk/common/verif/models/ddr4_model/ddr4_model.sv x: 1 contributors (all time) y: 2505 lines of code hdk/common/verif/models/ddr4_rdimm_wrapper/ddr4_rank.sv x: 2 contributors (all time) y: 518 lines of code sdk/userspace/fpga_libs/fpga_dma/fpga_dma_utils.c x: 4 contributors (all time) y: 232 lines of code sdk/userspace/fpga_libs/fpga_mgmt/afi_cmd_api.h x: 4 contributors (all time) y: 61 lines of code sdk/userspace/fpga_libs/fpga_mgmt/fpga_mgmt_cmd.c x: 7 contributors (all time) y: 266 lines of code sdk/userspace/fpga_libs/fpga_pci/fpga_pci.c x: 6 contributors (all time) y: 352 lines of code sdk/userspace/fpga_mgmt_tools/src/fpga_local_cmd.c x: 8 contributors (all time) y: 522 lines of code sdk/userspace/fpga_mgmt_tools/src/fpga_local_cmd.h x: 6 contributors (all time) y: 65 lines of code sdk/userspace/include/fpga_mgmt.h x: 8 contributors (all time) y: 63 lines of code sdk/userspace/include/hal/fpga_common.h x: 6 contributors (all time) y: 253 lines of code
9787.0
lines of code
  min: 1.0
  average: 545.39
  25th percentile: 25.0
  median: 127.0
  75th percentile: 370.0
  max: 9787.0
0 11.0
contributors (all time)
min: 1.0 | average: 1.08 | 25th percentile: 1.0 | median: 1.0 | 75th percentile: 1.0 | max: 11.0

File Size vs. Commits (30 days): 7 points

docs-rtd/source/_templates/layout.html x: 4 commits (30d) y: 5 lines of code docs-rtd/source/conf.py x: 2 commits (30d) y: 57 lines of code docs-rtd/source/google28e4accdfd74ffc3.html x: 1 commits (30d) y: 1 lines of code docs-rtd/source/sitemap.xml x: 1 commits (30d) y: 183 lines of code hdk/common/verif/models/fpga/fpga_ddr.svh x: 1 commits (30d) y: 296 lines of code sdk/userspace/fpga_libs/fpga_dma/fpga_dma_mem.c x: 1 commits (30d) y: 106 lines of code sdk/userspace/include/fpga_dma_mem.h x: 1 commits (30d) y: 13 lines of code
296.0
lines of code
  min: 1.0
  average: 94.43
  25th percentile: 5.0
  median: 57.0
  75th percentile: 183.0
  max: 296.0
0 4.0
commits (30d)
min: 1.0 | average: 1.57 | 25th percentile: 1.0 | median: 1.0 | 75th percentile: 2.0 | max: 4.0

File Size vs. Contributors (30 days): 7 points

docs-rtd/source/_templates/layout.html x: 2 contributors (30d) y: 5 lines of code docs-rtd/source/conf.py x: 2 contributors (30d) y: 57 lines of code docs-rtd/source/google28e4accdfd74ffc3.html x: 1 contributors (30d) y: 1 lines of code docs-rtd/source/sitemap.xml x: 1 contributors (30d) y: 183 lines of code hdk/common/verif/models/fpga/fpga_ddr.svh x: 1 contributors (30d) y: 296 lines of code sdk/userspace/fpga_libs/fpga_dma/fpga_dma_mem.c x: 1 contributors (30d) y: 106 lines of code sdk/userspace/include/fpga_dma_mem.h x: 1 contributors (30d) y: 13 lines of code
296.0
lines of code
  min: 1.0
  average: 94.43
  25th percentile: 5.0
  median: 57.0
  75th percentile: 183.0
  max: 296.0
0 2.0
contributors (30d)
min: 1.0 | average: 1.29 | 25th percentile: 1.0 | median: 1.0 | 75th percentile: 2.0 | max: 2.0

File Size vs. Commits (90 days): 11 points

docs-rtd/source/_templates/layout.html x: 4 commits (90d) y: 5 lines of code docs-rtd/source/conf.py x: 3 commits (90d) y: 57 lines of code docs-rtd/source/google28e4accdfd74ffc3.html x: 1 commits (90d) y: 1 lines of code docs-rtd/source/sitemap.xml x: 1 commits (90d) y: 183 lines of code hdk/common/verif/models/fpga/fpga_ddr.svh x: 1 commits (90d) y: 296 lines of code sdk/userspace/fpga_libs/fpga_dma/fpga_dma_mem.c x: 2 commits (90d) y: 106 lines of code sdk/userspace/include/fpga_dma_mem.h x: 2 commits (90d) y: 13 lines of code sdk/apps/virtual-ethernet/scripts/virtual_ethernet_install.py x: 1 commits (90d) y: 101 lines of code sdk/userspace/fpga_libs/fpga_mgmt/fpga_mgmt.c x: 1 commits (90d) y: 503 lines of code sdk/userspace/fpga_libs/fpga_pci/fpga_pci_sysfs.c x: 1 commits (90d) y: 590 lines of code sdk/userspace/fpga_mgmt_examples/src/load_multiple_fpga.c x: 1 commits (90d) y: 96 lines of code
590.0
lines of code
  min: 1.0
  average: 177.36
  25th percentile: 13.0
  median: 101.0
  75th percentile: 296.0
  max: 590.0
0 4.0
commits (90d)
min: 1.0 | average: 1.64 | 25th percentile: 1.0 | median: 1.0 | 75th percentile: 2.0 | max: 4.0

File Size vs. Contributors (90 days): 11 points

docs-rtd/source/_templates/layout.html x: 2 contributors (90d) y: 5 lines of code docs-rtd/source/conf.py x: 3 contributors (90d) y: 57 lines of code docs-rtd/source/google28e4accdfd74ffc3.html x: 1 contributors (90d) y: 1 lines of code docs-rtd/source/sitemap.xml x: 1 contributors (90d) y: 183 lines of code hdk/common/verif/models/fpga/fpga_ddr.svh x: 1 contributors (90d) y: 296 lines of code sdk/userspace/fpga_libs/fpga_dma/fpga_dma_mem.c x: 2 contributors (90d) y: 106 lines of code sdk/userspace/include/fpga_dma_mem.h x: 2 contributors (90d) y: 13 lines of code sdk/apps/virtual-ethernet/scripts/virtual_ethernet_install.py x: 1 contributors (90d) y: 101 lines of code sdk/userspace/fpga_libs/fpga_mgmt/fpga_mgmt.c x: 1 contributors (90d) y: 503 lines of code sdk/userspace/fpga_libs/fpga_pci/fpga_pci_sysfs.c x: 1 contributors (90d) y: 590 lines of code sdk/userspace/fpga_mgmt_examples/src/load_multiple_fpga.c x: 1 contributors (90d) y: 96 lines of code
590.0
lines of code
  min: 1.0
  average: 177.36
  25th percentile: 13.0
  median: 101.0
  75th percentile: 296.0
  max: 590.0
0 3.0
contributors (90d)
min: 1.0 | average: 1.45 | 25th percentile: 1.0 | median: 1.0 | 75th percentile: 2.0 | max: 3.0